

Sir:

03/20/00

Transmitted herewith for filing is the Patent Application of:

Inventor: MU-CHI CHIANG, HSIEN-CHIN LIN AND JIAW-REN SHIH

For: A NOVEL METHOD FOR IMPROVING HOT CARRIER LIFETIME VIA A NITROGEN IMPLANTATION

PROCEDURE PERFORMED BEFORE OR AFTER A TEOS LINER DEPOSITION

Enclosed are:

- ☒ 4 sheets of drawing(s) - formal.
- ☒ An assignment of the invention to Taiwan Semiconductor Manufacturing Company
- ☐ An associate power of attorney

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 690.
TOTAL CLAIMS	23 -20=	3	x 18 =	\$ 54.
INDEP CLAIMS	2 -3=	0	x 78 =	\$ 0.
MULTIPLE DEPENDENT CLAIM PRESENTED			+ 260 =	
			SUB TOTAL	\$ 744.
			ASSIGNMENT	\$40.
			TOTAL	\$ 784.

- ☒ Please charge my Deposit Account No. 19-0033 in the amount of \$ 784. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR \$1.16.
- ☒ Any patent application processing fees under 37 CFR \$1.17.

Respectfully submitted,

STEPHEN B. ACKERMAN, REG. NO. 37,761

jc598 U.S. PTO
09/531403
03/20/00

A NOVEL METHOD FOR IMPROVING HOT CARRIER LIFETIME
VIA A NITROGEN IMPLANTATION PROCEDURE PERFORMED
BEFORE OR AFTER A TEOS LINER DEPOSITION

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The present invention relates to methods used to fabricate semiconductor devices, and more specifically to an ion implantation procedure, used to improve the reliability of metal oxide semiconductor field effect transistor, (MOSFET), devices, in regards to a hot electron carrier phenomena.

(2) Description of Prior Art

Micro-miniaturization has allowed the semiconductor industry to fabricate MOSFET devices with sub-quarter micron features. Specific MOSFET devices, such as input/output, N channel, (I/O NMOS), devices, used for logic applications, can however be prone to a hot electron carrier, (HCE), reliability phenomena. The I/O NMOS devices, operating at a voltage of 3.3, or 2.5 volts, can suffer gate insulator degradation, as a result of hot electron injection at these operating voltages. The substrate current, or drain current specifications are therefore difficult to satisfy, as a result of the HCE phenomena, for sub-quarter micron, I/O NMOS devices, operating

at 3.3, or 2.5 volts. Methods of annealing the gate insulator layer, in an NO or N₂O ambient, have not resulted in reductions in substrate current, (I_{sub}), while other methods such as only providing a more graded, lightly doped source/drain, (LDD), region, have also not delivered the improved reliability of I/O NMOS devices, regarding HCE injection.

This invention will describe a novel process used to alleviate HCE injection, entailing the implantation of nitrogen, (N₂), or nitrogen ions, (N⁺), either prior to, or after deposition of a silicon oxide layer, obtained using tetraethylorthosilicate, (TEOS), as a source, with the TEOS layer used as a liner layer, prior to formation of composite insulator spacers. The nitrogen implantation, located adjacent to the gate structure, and at the interface of a silicon oxide layer, underlying the composite insulator spacer, and an underlying lightly doped source/drain region, reduces HCE injection, as a result of nitrogen pile-up, at this interface. In addition the implantation procedure allows an increase in transient enhanced diffusion, (TED), to occur, resulting in a greater degree of LDD grading, than offered by counterparts fabricated without this nitrogen implant, thus reducing I_{sub}, indicating a reduction of HCE injection. Prior art, such as Gardner et al, in U.S. Pat. No. 5,994,175, as well as Arai et al, in U.S. Pat. No. 5,972,783, describe nitrogen implantation prior to LDD formation, not however describing this present invention of implanting nitrogen, post LDD implantation, performed either prior to, or after deposition of a TEOS liner, used underlying a subsequent composite insulator layer.

SUMMARY OF THE INVENTION

It is an object of this invention to improve the reliability of sub-quarter micron, I/O NMOS devices, operating at 3.3 and at 2.5 volts, via reducing HCE injection.

It is another object of this invention to implant nitrogen, or nitrogen ions, near the top surface of the LDD region, prior to, or after, deposition of a TEOS oxide layer, to be used a TEOS liner, underlying a subsequently formed composite insulator sidewall spacer.

It is still another object of this invention to ion implant the LDD dopants, than in situ implant nitrogen, prior to, or after, deposition of the TEOS liner.

In accordance with the present invention, a method of implanting nitrogen, near the top surface of an LDD region, prior to, or after deposition of a TEOS liner, is described. A first iteration of this invention entails forming a polysilicon gate structure, on an underlying silicon dioxide gate insulator layer, and after an polysilicon re-oxidation step, a photoresist shape is used to block MOSFET core devices from an implantation procedure used to create an LDD region for I/O NMOS devices. After deposition of a silicon oxide layer, using TEOS as a source, another photoresist shape is again used to block core MOSFET devices, from a N_2 or a N^+ implantation procedure, placing the implanted species at a silicon oxide layer - LDD interface, for the I/O NMOS devices. Deposition of a silicon oxide layer, and of a silicon nitride layer, are followed by an anisotropic reactive ion etching, (RIE), procedure, resulting in a composite insulator spacer, overlying the TEOS liner, and on the sides of the I/O NMOS polysilicon gate structure, and

overlying the nitrogen implanted, LDD region.

A second iteration of this invention uses only one photoresist shape, to block the MOSFET core devices, from a series of in situ ion implantation procedures, comprising the implant procedure used to form the I/O NMOS, LDD region, followed by the in situ nitrogen implant. These implantations can be performed prior to, or after deposition of the TEOS liner.

BRIEF DESCRIPTION OF THE DRAWINGS

The object and other advantages of this invention are best described in the preferred embodiments with reference to the attached drawings that include:

Figs. 1 - 5, which schematically, in cross-sectional style, describe a first iteration of this invention, featuring the use of nitrogen, implanted into a top surface of a I/O NMOS, LDD region, after deposition of a TEOS liner layer.

Figs. 6 - 7, which schematically, in cross-sectional style, describe a second iteration of this invention, featuring the use of nitrogen, implanted into a top surface of a I/O NMOS, LDD region, prior to the deposition of a TEOS liner layer, however saving a photoresist masking step by in situ implanting the dopants for the LDD region, and nitrogen.

Fig. 8, which compares the profile of LDD regions formed with and without the nitrogen implantation procedure.

Fig. 9, which graphically describes the substrate current, of I/O NMOS devices, fabricated with, and without the nitrogen implantation procedure, described in this invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The method of fabricating an I/O NMOS MOSFET device, with improved reliability, in terms of HCE injection, via a nitrogen implantation procedure, performed prior to, or after, the deposition of a TEOS silicon oxide layer, used between an underlying LDD region, and an overlying composite insulator spacer, will now be described in detail. A P type, semiconductor substrate 1, comprised of single crystalline silicon, with a $\langle 100 \rangle$ crystallographic orientation, is used and schematically shown in Fig. 1. A gate insulator layer 2, comprised of silicon dioxide, at a thickness between about 40 to 80 Angstroms, is thermally grown in an oxygen - steam ambient, at a temperature between about 650 to 900° C. A polysilicon layer is next deposited via low pressure chemical vapor deposition, (LPCVD), procedures, at a thickness between about 1500 to 2500 Angstroms. The polysilicon layer is either doped in situ, during deposition, via the addition of arsine, or phosphine, to a silane ambient, or the polysilicon layer is deposited intrinsically then doped via implantation of arsenic, or phosphorous ions. Conventional photolithographic and anisotropic, reactive ion etching, (RIE), procedures, using Cl_2 or SF_6 as an etchant are used to define polysilicon gate structure 3, schematically shown in Fig. 1. The photoresist shape used to define polysilicon gate structure 3, is removed via plasma oxygen ashing and careful wet cleans, with the wet clean cycle removing the exposed regions of gate insulator 2, not covered by polysilicon gate structure 3. An oxidation procedure is next performed to form

silicon oxide layer 4, on the surface of polysilicon gate structure 3, as well as on the exposed surface of semiconductor substrate 1. Silicon oxide layer 4, at a thickness between about 15 to 80 Angstroms, is obtained via thermal oxidation procedures, at a temperature between about 800 to 1015° C, in an oxygen-steam ambient.

A first iteration of this invention is next described, and shown schematically in Figs. 2 - 5. In addition to the fabrication of the I/O NMOS devices, the fabrication of core devices are also integrated on the same semiconductor chip. The core devices, not shown in the drawings, are designed with performance and reliability parameters, different than the performance and reliability requirements of the I/O NMOS devices. Therefore specific regions of the core devices, such as a previously formed lightly doped source/drain region, (LDD), have to be protected from subsequent I/O NMOS process steps, such as formation of the I/O NMOS LDD regions, and the critical nitrogen implantation procedure. Therefore prior to the formation of the I/O NMOS, LDD region 5, a photoresist block out shape, not shown in the drawings, is use to protect the core devices. LDD region 5, shown schematically in Fig. 2, is formed via ion implantation of arsenic or phosphorous ions, at an energy between about 20 to 50 KeV, at a dose between about $2E13$ to $5E13$ atoms/cm². This ion implantation procedure can be performed at an angle between about 0 to 45 degrees. After removal of the photoresist shape used to protect the core devices from implantation procedures used to form LDD region 5, via plasma oxygen ashing and careful wet cleans, TEOS liner 6, is deposited via LPCVD, or via plasma enhanced chemical vapor deposition, (PECVD), procedures, at a temperature between about 700 to 800° C, at a thickness between about 80 to 250 Angstroms, using tetraethylorthosilicate, (TEOS), as a source.

This is schematically shown in Fig. 2.

Another photoresist shape is used to protect the core devices from a critical implantation of nitrogen, (N_2^+), or nitrogen ions, (N^+), performed at an energy between about 5 to 25 KeV, at a dose between about $1E14$ to $1E15$ atoms/cm², resulting in a concentration of nitrogen ions 7, located at the top surface of LDD region 5. This is schematically shown in Fig. 3. This plantation procedure results in a pile-up of nitrogen at the LDD - oxide interface, reducing hot carrier electron, (HCE), injection, during operation of the completed I/O NMOS device. In addition the nitrogen pile-up, at this interface increase the transient enhanced diffusion, (TED), phenomena, allowing a more graded LDD region to be achieved, when compared to counterparts fabricated without the nitrogen implantation procedure. Graded LDD region 5, in combination with the nitrogen pile-up at the interface, also reduces HCE injection. The photoresist shape, used to protect the core devices from the nitrogen implantation procedure, is again removed via plasma oxygen ashing and careful wet cleans.

Composite insulator spacers are next formed, and schematically described using Figs. 4 - 5. Silicon nitride layer 8, is first obtained, via LPCVD or PECVD procedures, at a temperature between about 700 to 780° C, at a thickness between about 200 to 400 Angstroms. This is followed by the deposition of silicon oxide layer 9, again via LPCVD or PECVD procedures, at a temperature between about 700 to 800° C, to a thickness between about 850 to 1100 Angstroms, using TEOS as a source. Anisotropic RIE procedures, using CHF_3 as an etchant for silicon oxide layer 9, and using Cl_2 as an etchant for silicon nitride layer 8, are employed to form the composite

insulator spacers, shown schematically in Fig. 5. An overetch cycle, for the definition of the composite insulator spacers result in removal the exposed regions of TEOS liner 6, and of silicon oxide layer 4. Heavily doped source/drain region 20, is next formed in regions of the semiconductor substrate not covered by polysilicon gate structure 3, or by the composite spacers, on the sides of the polysilicon gate structure. Heavily dopes source/drain region 20, shown schematically in Fig. 5, is formed via implantation of arsenic, or phosphorous ions, at an energy between about 40 to 60 KeV, at a dose between about $3E15$ to $6.5E15$ atoms/cm². A rapid thermal anneal, (RTA), procedure, performed at a temperature between about 1000 to 1050° C, for a time between about 5 to 15 sec, in a nitrogen or argon ambient, is used to activate the dopants in heavily doped source/drain region 20, as well as grading the profile of LDD region 5.

A second iteration of this invention also features the desired nitrogen pile-up, at the LDD - oxide interface, reducing HCE injection, however this iteration features the implantation of the I/O NMOS LDD regions, followed by an in situ implantation of nitrogen, using only one photoresist mask, thus reducing cost. After definition of polysilicon gate structure 3, followed by the re-oxidation procedure, resulting in the formation of silicon oxide layer 4, a TEOS liner layer 10, is deposited, via PECVD or LPCVD procedures, at a thickness between about 80 to 250 Angstroms. This is schematically shown in Fig. 6. A photoresist shape is then formed to protect the core devices from an ion implantation procedure used to form LDD region 11a, and from an in situ ion implantation procedure, used to form nitrogen region 11b. This is schematically shown in Fig. 7. LDD region 11a, and nitrogen region 11b, are formed using identical ion implantation species and conditions used to form LDD region 5, and nitrogen

region 7, respectfully, in the first iteration. Composite insulator spacers, and a heavily doped source/drain region, not shown in the drawings, are again formed using materials, and conditions, identical to those used in the first iteration to form heavily doped source/drain region 20, and the composite insulator spacers, comprised of TEOS oxide - silicon nitride. The I/O NMOS device, described in the second iteration, fabricated using one less masking step, then experienced in the first iteration, again results in the desired HCE injection reduction, as a result of the nitrogen implantation procedure. If desired the implantation procedures used for creation of LDD region 11a, and for creation of nitrogen region 11b, can be accomplished prior to deposition of TEOS liner layer 10.

Fig. 8, graphically represents the dopant profile for LDD region 13, obtained using the nitrogen implantation procedure, featured in the two iterations of this invention. The more graded profile of LDD region 13, compared to counterpart LDD region 12, formed without the nitrogen implantation procedure, resulting from enhanced TED phenomena, will reduce HCE injection. This is shown in Fig. 9, where time to fail, (TTF), influenced by HCE injection, is shown against unwanted substrate current, (I_{sub}), which is in turn generated by HCE injection. The TTF is increased for samples 15, formed using the nitrogen implantation procedure, when compared to samples 14, formed without the nitrogen implantation procedure, featured in this invention. Less substrate current, or less HCE injection is encountered as a result of the nitrogen pile-up, and graded LDD profile, accomplished via the procedures described in this invention.

TSMC99-651

While this invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit or scope of the invention.

What is claimed is:

1. A method of fabricating a metal oxide semiconductor field effect transistor, (MOSFET), device, on a semiconductor substrate, comprising the steps of:

forming a gate structure, overlying a gate insulator layer, on said semiconductor substrate;

5 growing a first silicon oxide layer on said gate structure, and on the top surface of regions of said semiconductor substrate not covered by said gate structure;

performing a first ion implantation procedure to form a lightly doped source/drain, (LDD), region, in an area of said semiconductor substrate not covered by said gate structure;

10 depositing a second silicon oxide layer;

performing a second ion implantation procedure to create a nitrogen region at the first silicon oxide - LDD interface;

forming composite insulator spacers on the sides of said gate structure;

15 performing a third ion implantation procedure to form a heavily doped source/drain region in an area of said semiconductor substrate not covered by said gate structure, or by said composite insulator spacers; and

performing an anneal procedure.

2. The method of claim 1, wherein said MOSFET device is an input/output N channel, (I/O NMOS), device.

3. The method of claim 1, wherein said gate insulator layer is a silicon dioxide layer, thermally grown to a thickness between about 40 to 80 Angstroms, at a temperature between about 650 to 900° C, in an oxygen - steam ambient.
4. The method of claim 1, wherein said gate structure is a polysilicon gate structure, comprised from a polysilicon layer which is obtained via LPCVD procedures, at a thickness between about 1500 to 2500 Angstroms, and either doped in situ, during deposition, via the addition of arsine, or phosphine, to a silane ambient, or deposited intrinsically then doped via implantation of arsenic, or phosphorous ions.
5. The method of claim 1, wherein said gate structure is defined via an anisotropic RIE procedure, applied to a polysilicon layer, using Cl_2 or SF_6 as an etchant.
6. The method of claim 1, wherein said first silicon oxide layer is thermally grown to a thickness between about 15 to 80 Angstroms, at a temperature between about 800 to 1015° C, in an oxygen -steam ambient.
7. The method of claim 1, wherein said first ion implantation procedure, used to form said LDD region, is performed using arsenic or phosphorous ions, at an energy between about 20 to 50 KeV, at a dose between about $2\text{E}13$ to $5\text{E}13$ atoms/ cm^2 .
8. The method of claim 1, wherein said second silicon oxide layer, is obtained via LPCVD or PECVD procedures, at a thickness between about 80 to 250 Angstroms, using tetraethylorthosilicate, (TEOS), as a source.

9. The method of claim 1, wherein said second ion implantation procedure, used to create said nitrogen region, is performed using either nitrogen, (N_2^+), or nitrogen ions, (N^+), as a source, at an energy between about 5 to 25 KeV, at a dose between about $1E14$ to $1E15$ atoms/cm².
- 5 10. The method of claim 1, wherein said composite insulator spacers are comprised of an underlying silicon nitride layer, obtained via LPCVD or PECVD procedures, at a thickness between about 200 to 400 Angstroms, and comprised of an overlying silicon oxide layer, obtained via LPCVD or PECVD procedures, at a thickness between about 850 to 1100 Angstroms, using TEOS as a source.
- 10 11. The method of claim 1, wherein said composite insulator spacers are defined via an anisotropic RIE procedure using CHF_3 as an etchant for silicon oxide, and using Cl_2 as an etchant for silicon nitride.
12. The method of claim 1, wherein said third ion implantation procedure, used to create said heavily doped source/drain region, is performed using arsenic or
15 phosphorous ions, at an energy between about 40 to 60 KeV, at a dose between about $3E15$ to $6.5E15$ atoms/cm².
13. The method of claim 1, wherein said anneal procedure is a rapid thermal anneal, (RTA), procedure, performed at a temperature between about 1000 to 1050° C, for a time between about 5 to 15 sec, in a nitrogen or argon ambient.

14. A method of fabricating an input/output N channel, (I/O NMOS), device, on a semiconductor substrate, featuring an implanted nitrogen region, located at an interface of an overlying insulator layer and an underlying, lightly doped source/drain, (LDD), region, comprising the steps of:

- 5 growing a silicon dioxide gate insulator layer on said semiconductor substrate;
 forming a polysilicon gate structure on said silicon dioxide gate insulator layer;
 growing a silicon oxide layer on the surface of said polysilicon gate structure, and on the surface of portions of said semiconductor substrate not covered by said polysilicon gate structure;
- 10 using tetraethylorthosilicate as a source to deposit a TEOS silicon oxide liner layer;
 performing a first ion implantation procedure to form an N type LDD region in an area of said semiconductor substrate not covered by said polysilicon gate structure;
 performing a second ion implantation procedure in situ, to form said nitrogen region at said silicon oxide - N type LDD interface;
- 15 forming composite insulator spacers on sides of said polysilicon gate structure, comprised of an overlying silicon oxide shape, and an underlying silicon nitride shape;
 performing a third ion implantation procedure to form an N type, heavily doped source/drain region, in an area of said semiconductor substrate not covered by said polysilicon gate structure, or by said composite insulator spacers; and
- 20 performing a rapid thermal anneal, (RTA), procedure.

15. The method of claim 14, wherein said silicon dioxide gate insulator layer is obtained via thermal oxidation procedures, at a temperature between about 650 to 900° C, in an oxygen - steam ambient, to a thickness between about 40 to 80 Angstroms..

5 16. The method of claim 14 wherein said polysilicon gate structure is comprised from a polysilicon layer, which is obtained via LPCVD procedures, at a thickness between about 1500 to 2500 Angstroms, and either doped in situ, during deposition via the addition of arsine, or phosphine, to a silane ambient, or deposited intrinsically the doped via implantation of arsenic, or phosphorous ions, then defined via an anisotropic RIE procedure, applied to a polysilicon layer, using Cl₂ or SF₆ as an etchant.

10 17. The method of claim 14, wherein said silicon oxide layer is obtained via thermal oxidation procedures, at a temperature between about 800 to 1015° C, in an oxygen - steam ambient, to a thickness between about 15 to 80 Angstroms.

15 18. The method of claim 14, wherein said TEOS silicon oxide liner layer is deposited to a thickness between about 80 to 250 Angstroms, via LPCVD or PECVD procedures, using tetraethylorthosilicate, (TEOS), as a source.

19. The method of claim 14, wherein said first ion implantation procedure, used to form said N type LDD region, is performed using arsenic or phosphorous ions, at an energy between about 20 to 50 KeV, at a dose between about 2E13 to 5E13 atoms/cm².

20. The method of claim 14, wherein said second ion implantation procedure, used to create said nitrogen region, is performed using either nitrogen, (N_2^+), or nitrogen ions, (N^+), as a source, at an energy between about 5 to 25 KeV, at a dose between about $1E14$ to $1E15$ atoms/cm².




5 21. The method of claim 14, wherein said composite insulator spacers are comprised of an underlying silicon nitride layer, obtained via LPCVD or PECVD procedures, at a thickness between about 200 to 400 Angstroms, and comprised of an overlying silicon oxide layer, obtained via LPCVD or PECVD procedures, at a thickness between about 850 to 1100 Angstroms, using TEOS as a source.

10 22. The method of claim 14, wherein said third ion implantation procedure, used to create said N type, heavily doped source/drain region, is performed using arsenic or phosphorous ions, at an energy between about 40 to 60 KeV, at a dose between about $3E15$ to $6.5E15$ atoms/cm².

23. The method of claim 14, wherein said rapid thermal anneal procedure is performed
15 at a temperature between about 1000 to 1050° C, for a time between about 5 to 15 sec, in a nitrogen or argon ambient.

ABSTRACT

A process for fabricating input/output, N channel, (I/O NMOS) devices, featuring an ion implanted nitrogen region, used to reduce hot carrier electron, (HCE), injection, has been developed. The process features implanting a nitrogen region, at the interface of an overlying silicon oxide layer, and an underlying lightly doped source/drain, (LDD); region. The implantation procedure can either be performed prior to, or after, the deposition of a silicon oxide liner layer, in both cases resulting in a desired nitrogen pile-up at the oxide - LDD interface, as well as resulting in a more graded LDD profile. An increase in the time to fail, in regards to HCE injection, for these I/O NMOS devices, is realized, when compared to counterparts fabricated without the nitrogen implantation procedure.






FIG. 4




FIG. 5




FIG. 6






FIG. 7

*FIG. 8**FIG. 9*

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO. TSMC99-651

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
A Novel Method For Improving Hot Carrier Lifetime Via A Nitrogen Implantation Procedure Performed Before Or After A Teos Liner Deposition

the specification of which (check one)

X is attached hereto.

was filed on _____

Application Serial No. _____

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above Identified specification including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed:

(Number)	(Country)	(Day/Month/Year Filed)
(Number)	(Country)	(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name & registration no.)

GEORGE O. SAILE. (Reg. No. 19,572), STEPHEN B. ACKERMAN (Reg. No. 37,761)

Send Correspondence to: 20 MCINTOSH DRIVE, POUGHKEEPSIE, NEW YORK 12603

Direct telephone Calls to: (name & telephone number) GEORGE O. SAILE NEW YORK 914 452 5863

Full name of sole or first inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

DOCKET NO. TSMC99-651

China.

Full name of **second** inventor Hsien-Chin Lin

Date

Inventor's signature Hsien-Chin Lin

Feb. 14 2000

Residence No. 27 18F-3, Jien-Chung 1st Rd, Hsin-Chu, TaiwanCitizenship Republic of China, TaiwanPost Office Address No. 9, Creation Rd. 1, Science-Based Industrial Park, Hsin-Chu, Taiwan, Republic of China.Full name of **third** inventor Jian-Ren SHIH

Date

Inventor's signature Jian-Ren Shih.

Feb. 14 2000

Residence No. 128 6F, Lane 88, Section 1, Kwang-Fu Rd, Hsin-Chu, Taiwan.Citizenship Republic of China, TaiwanPost Office Address No. 9, Creation Rd. 1, Science-Based Industrial Park, Hsin-Chu, Taiwan, Republic of China.
~~No. 128 6F, Lane 88, Sec 1~~Full name of **fourth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fifth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **sixth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address